Treffer 1 - 14 von 14 für Suche 'VAKIRTZIS CHARLES', Suchdauer: 0,90s Treffer weiter einschränken
  1. 1
    Wiring methods to reduce metal variation effects on launch-capture clock pairs in order to minimize cycle-time overlap violations

    Wiring methods to reduce metal variation effects on launch-capture clock pairs in order to minimize cycle-time overlap violations von RAPHY RAY, STIGLIANI ALAN DANIEL, HRYCKOWIAN JOHN N, VAKIRTZIS CHARLES, LAGARES-VAZQUEZ HEIDI L

    Volltext bestellen
    Patent

    Zu den Favoriten
    Gespeichert in:
  2. 2
    Wiring methods to reduce metal variation effects on launch-capture clock pairs in order to minimize cycle-time overlap violations

    Wiring methods to reduce metal variation effects on launch-capture clock pairs in order to minimize cycle-time overlap violations von Hryckowian, John N, Lagares-Vazquez, Heidi L, Raphy, Ray, Stigliani, Alan Daniel, Vakirtzis, Charles

    Volltext bestellen
    Patent

    Zu den Favoriten
    Gespeichert in:
  3. 3
    Structure for an integrated circuit design for reducing coupling between wires of an electronic circuit

    Structure for an integrated circuit design for reducing coupling between wires of an electronic circuit von SEJPAL DHAVAL R, CURTIN JAMES J, SEARCH DOUGLAS S, VAKIRTZIS CHARLES, BUEHLER MARKUS, MEYER BRYAN A, BELAIDI MOUSSADEK, MATHENY ADAM P

    Volltext bestellen
    Patent

    Zu den Favoriten
    Gespeichert in:
  4. 4
    Structure for an integrated circuit design for reducing coupling between wires of an electronic circuit

    Structure for an integrated circuit design for reducing coupling between wires of an electronic circuit von Belaidi, Moussadek, Buehler, Markus, Curtin, James J, Matheny, Adam P, Meyer, Bryan A, Search, Douglas S, Sejpal, Dhaval R, Vakirtzis, Charles

    Volltext bestellen
    Patent

    Zu den Favoriten
    Gespeichert in:
  5. 5
    Reducing coupling between wires of an electronic circuit

    Reducing coupling between wires of an electronic circuit von SEJPAL DHAVAL R, CURTIN JAMES J, SEARCH DOUGLAS S, VAKIRTZIS CHARLES, BUEHLER MARKUS, MEYER BRYAN A, BELAIDI MOUSSADEK, MATHENY ADAM P

    Volltext bestellen
    Patent

    Zu den Favoriten
    Gespeichert in:
  6. 6
    Reducing coupling between wires of an electronic circuit

    Reducing coupling between wires of an electronic circuit von Belaidi, Moussadek, Buehler, Markus, Curtin, James J, Matheny, Adam P, Meyer, Bryan A, Search, Douglas S, Sejpal, Dhaval R, Vakirtzis, Charles

    Volltext bestellen
    Patent

    Zu den Favoriten
    Gespeichert in:
  7. 7
    Method, system, and computer program product for coupled noise timing violation avoidance in detailed routing

    Method, system, and computer program product for coupled noise timing violation avoidance in detailed routing von Buehler, Markus, Belaidi, Moussadek, Curtin, James J, Matheny, Adam P, Meyer, Bryan A, Search, Douglas S, Sejpal, Dhaval R, Vakirtzis, Charles

    Volltext bestellen
    Patent

    Zu den Favoriten
    Gespeichert in:
  8. 8
    Method, system, and computer program product for coupled noise timing violation avoidance in detailed routing

    Method, system, and computer program product for coupled noise timing violation avoidance in detailed routing von SEJPAL DHAVAL R, CURTIN JAMES J, SEARCH DOUGLAS S, VAKIRTZIS CHARLES, BUEHLER MARKUS, MEYER BRYAN A, BELAIDI MOUSSADEK, MATHENY ADAM P

    Volltext bestellen
    Patent

    Zu den Favoriten
    Gespeichert in:
  9. 9
    REDUCING COUPLING BETWEEN WIRES OF AN ELECTRONIC CIRCUIT

    REDUCING COUPLING BETWEEN WIRES OF AN ELECTRONIC CIRCUIT von SEJPAL DHAVAL R, CURTIN JAMES J, SEARCH DOUGLAS S, VAKIRTZIS CHARLES, BUEHLER MARKUS, MEYER BRYAN A, BELAIDI MOUSSADEK, MATHENY ADAM P

    Volltext bestellen
    Patent

    Zu den Favoriten
    Gespeichert in:
  10. 10
    METHOD, SYSTEM, AND COMPUTER PROGRAM PRODUCT FOR COUPLED NOISE TIMING VIOLATION AVOIDANCE IN DETAILED ROUTING

    METHOD, SYSTEM, AND COMPUTER PROGRAM PRODUCT FOR COUPLED NOISE TIMING VIOLATION AVOIDANCE IN DETAILED ROUTING von SEJPAL DHAVAL R, CURTIN JAMES J, SEARCH DOUGLAS S, VAKIRTZIS CHARLES, BUEHLER MARKUS, MEYER BRYAN A, BELAIDI MOUSSADEK, MATHENY ADAM P

    Volltext bestellen
    Patent

    Zu den Favoriten
    Gespeichert in:
  11. 11
    INTEGRATED CIRCUIT DESIGN FOR REDUCING COUPLING BETWEEN WIRES OF AN ELECTRONIC CIRCUIT

    INTEGRATED CIRCUIT DESIGN FOR REDUCING COUPLING BETWEEN WIRES OF AN ELECTRONIC CIRCUIT von SEJPAL DHAVAL R, CURTIN JAMES J, SEARCH DOUGLAS S, VAKIRTZIS CHARLES, BUEHLER MARKUS, MEYER BRYAN A, BELAIDI MOUSSADEK, MATHENY ADAM P

    Volltext bestellen
    Patent

    Zu den Favoriten
    Gespeichert in:
  12. 12
    ROUTING METHOD FOR REDUCING COUPLING BETWEEN WIRES OF AN ELECTRONIC CIRCUIT

    ROUTING METHOD FOR REDUCING COUPLING BETWEEN WIRES OF AN ELECTRONIC CIRCUIT von SEJPAL DHAVAL R, CURTIN JAMES J, SEARCH DOUGLAS S, VAKIRTZIS CHARLES, BUEHLER MARKUS, MEYER BRYAN A, BELAIDI MOUSSADEK, MATHENY ADAM P

    Volltext bestellen
    Patent

    Zu den Favoriten
    Gespeichert in:
  13. 13
    On-chip temperature sensing system

    On-chip temperature sensing system von BOSCO, FRANCIS EDWARD, VAKIRTZIS, CHARLES KYRIAKOS, DAVIDSON, EVAN EZRA

    Volltext bestellen
    Patent

    Zu den Favoriten
    Gespeichert in:
  14. 14
    Early high level net based analysis of simultaneous switching

    Early high level net based analysis of simultaneous switching von VAKIRTZIS, CHARLES K, SELINGER, CRAIG R, KATOPIS, GEORGE A, MAHONEY, GERALD W, MCCREDIE, BRADLEY D, BECKER, WIREN D

    Volltext bestellen
    Patent

    Zu den Favoriten
    Gespeichert in:

Suchwerkzeuge: