Treffer 1 - 4 von 4 für Suche 'Somasundaram, Kalimuthu', Suchdauer: 0,36s Treffer weiter einschränken
  1. 1
    Performance Enhancement of PVDF/LiCIO4 Based Nanocomposite Solid Polymer Electrolytes via Incorporation of Li0.5La0.5TiO3 Nano Filler for All-Solid-State Batteries

    Performance Enhancement of PVDF/LiCIO4 Based Nanocomposite Solid Polymer Electrolytes via Incorporation of Li0.5La0.5TiO3 Nano Filler for All-Solid-State Batteries von Sivaraj, Pazhaniswamy, Abhilash, Karuthedath Parameswaran, Nalini, Balakrishnan, Perumal, Pandurangam, Somasundaram, Kalimuthu, Selvin, Paneerselvam Christopher

    Veröffentlicht in Macromolecular research

    Volltext
    Artikel

    Zu den Favoriten
    Gespeichert in:
  2. 2
    Erratum to: Performance Enhancement of PVDF/LiClO4 Based Nanocomposite Solid Polymer Electrolytes via Incorporation of Li0.5La0.5TiO3 Nano Filler for All-Solid-State Batteries

    Erratum to: Performance Enhancement of PVDF/LiClO4 Based Nanocomposite Solid Polymer Electrolytes via Incorporation of Li0.5La0.5TiO3 Nano Filler for All-Solid-State Batteries von Sivaraj, Pazhaniswamy, Abhilash, Karuthedath Parameswaran, Nalini, Balakrishnan, Perumal, Pandurangam, Somasundaram, Kalimuthu, Selvin, Paneerselvam Christopher

    Veröffentlicht in Macromolecular research

    Volltext
    Artikel

    Zu den Favoriten
    Gespeichert in:
  3. 3
    Performance Improvement of SIMD Processor for High-Speed end Devices in IoT Operation Based on Reversible Logic with Hybrid Adder Configuration

    Performance Improvement of SIMD Processor for High-Speed end Devices in IoT Operation Based on Reversible Logic with Hybrid Adder Configuration von Kalimuthu, Vinoth Kumar, Somasundaram, Karthikeyan, Sridharan, Bhavani, Chockalingam, Vennila

    Veröffentlicht in Tehnički vjesnik

    Volltext
    Artikel

    Zu den Favoriten
    Gespeichert in:
  4. 4
    Performance Improvement of SIMD Processor for High-Speed end Devices in loT Operation Based on Reversible Logic with Hybrid Adder Configuration

    Performance Improvement of SIMD Processor for High-Speed end Devices in loT Operation Based on Reversible Logic with Hybrid Adder Configuration von Kalimuthu, Vinoth Kumar, Somasundaram, Karthikeyan, Sridharan, Bhavani, Chockalingam, Vennila

    Veröffentlicht in Tehnički vjesnik

    Volltext
    Artikel

    Zu den Favoriten
    Gespeichert in:

Suchwerkzeuge: