Measurement and Analysis of Statistical IC Operation Errors in a Memory Module Due to System-Level ESD Noise von Park, Myungjoon, Park, Junsik, Choi, Joungcheul, Kim, Jinwoo, Jeong, Seonghoon, Seung, Manho, Lee, Seokkiu, Kim, Jingook

Volltext

Time Domain Reflectometry Analysis of the Dispersion of Metal-Insulator-Metal Capacitance von Jinwoo Noh, Seung Mo Kim, Sunwoo Heo, Soo Cheol Kang, Yonghun Kim, Young Gon Lee, Hokyung Park, Seokkiu Lee, Byoung Hun Lee

Volltext

Advanced DC-SF Cell Technology for 3-D NAND Flash von Aritome, S., Yoohyun Noh, Hyunseung Yoo, Eun Seok Choi, Han Soo Joo, Youngsoo Ahn, Byeongil Han, Sungjae Chung, Keonsoo Shim, Keunwoo Lee, Sanghyon Kwak, Sungchul Shin, Iksoo Choi, Sanghyuk Nam, Gyuseog Cho, Dongsun Sheen, Seungho Pyi, Jongmoo Choi, Sungkye Park, Jinwoong Kim, Seokkiu Lee, Sungjoo Hong, Sungwook Park, Kikkawa, T.

Volltext

Measurement and Analysis of System-Level ESD-Induced Jitter in a Delay-Locked Loop von Jeong, Myeongjo, Shin, Minchul, Kim, Jinwoo, Seung, Manho, Lee, Seokkiu, Kim, Jingook

Volltext

Highly reliable 26nm 64Gb MLC E2NAND (Embedded-ECC & Enhanced-efficiency) flash memory with MSP (Memory Signal Processing) controller von Hyunyoung Shim, Seaung-Suk Lee, Byungkook Kim, Namjae Lee, Doyoung Kim, Hankyum Kim, Byungkeun Ahn, Youngho Hwang, Hoseok Lee, Jumsoo Kim, Youngbok Lee, Heeyoul Lee, Juyeab Lee, Seungho Chang, Joongseob Yang, Sungkye Park, Aritome, S., Seokkiu Lee, Kun-Ok Ahn, Gihyun Bae, Yeseok Yang

Volltext

Scaling Challenges in NAND Flash Device toward 10nm Technology von Seokkiu Lee

Volltext

Novel negative Vt shift program disturb phenomena in 2X∼3X nm NAND flash memory cells von Soonok Seo, Hyungseok Kim, Sungkye Park, Seokkiu Lee, Aritome, Seiichi, Sungjoo Hong

Volltext

A New Metal Control Gate Last process (MCGL process) for high performance DC-SF (Dual Control gate with Surrounding Floating gate) 3D NAND flash memory von Yoohyun Noh, Youngsoo Ahn, Hyunseung Yoo, Byeongil Han, Sungjae Chung, Keonsoo Shim, Keunwoo Lee, Sanghyon Kwak, Sungchul Shin, Iksoo Choi, Sanghyuk Nam, Gyuseog Cho, Dongsun Sheen, Seungho Pyi, Jongmoo Choi, Sungkye Park, Jinwoong Kim, Seokkiu Lee, Aritome, S., Sungjoo Hong, Sungwook Park

Volltext

Investigation of layout effects in diode-triggered SCRs under very-fast TLP stress through full-size, calibrated 3D TCAD simulation von Cilento, Tommaso, Yun, Chan-Su, Terterian, Arsen, Lee, Chang Hwi, Moon, Jung Eon, Lee, Si Woo, Kwon, Hyoungcheol, Seung, Manho, Lee, Seokkiu

Volltext

A middle-1X nm NAND flash memory cell (M1X-NAND) with highly manufacturable integration technologies von Joowon Hwang, Jihyun Seo, Youngbok Lee, Sungkee Park, Jongsoon Leem, Jaeseok Kim, Tackseung Hong, Seokho Jeong, Kyeongbock Lee, Hyeeun Heo, Heeyoul Lee, Philsoon Jang, Kyounghwan Park, Myungshik Lee, Seunghwan Baik, Jumsoo Kim, Hyungoo Kkang, Minsik Jang, Jaejung Lee, Gyuseog Cho, Juyeab Lee, Byungseok Lee, Heehyun Jang, Sungkye Park, Jinwoong Kim, Seokkiu Lee, Aritome, S., Sungjoo Hong, Sungwook Park

Volltext

Modeling and optimization of the chip level program disturbance of 3D NAND Flash memory von HyunSeung Yoo, EunSeok Choi, JungSeok Oh, KyoungJin Park, SungWook Jung, SeHoon Kim, KeonSoo Shim, HanSoo Joo, KwangSun Jeon, MoonSik Seo, YoonSoo Jang, SangBum Lee, JuYeab Lee, SangHyun Oh, GyuSeog Cho, SungKye Park, SeokKiu Lee, SungJoo Hong

Volltext

Advanced Hot-Carrier Injection Programming Scheme for Sub 20nm NAND Flash Cell and beyond von Sang-Tae Ahn, Kyungsik Mun, Keun Woo Lee, Gyuseog Cho, Sung-Kye Park, Seokkiu Lee, Sungjoo Hong

Volltext

New Read Scheme of Variable Vpass-Read for Dual Control Gate with Surrounding Floating Gate (DC-SF) NAND Flash Cell von HyunSeung Yoo, EunSeok Choi, HanSoo Joo, GyuSeog Cho, SungKye Park, Aritome, S, SeokKiu Lee, SungJoo Hong

Volltext

Laser thermal annealed SSR well prior to epi-channel growth (LASPE) for 70 nm nFETS von Jung-Ho Lee, Jeongyoub Lee, Somit Talwar, Yun Wang, Daehee Weon, Seungho Hahn, Changyong Kang, Taeeun Hong, Younggwan Kim, Haewang Lee, Seokkiu Lee, Jaesung Roh, Daegwan Kang, Jinwon Park

Volltext bestellen

A Parasitics-Induced Failure Mechanism for Transistors in the Bit-Line Sense Amplifier Region of DDP DDR3 DRAM During a CDM Event von Lim, Dongju, Seung, Manho, Lee, Yoonsung, Lee, Seokkiu, Kim, Chulwoo

Volltext