A 10.3-GS/s, 6-Bit Flash ADC for 10G Ethernet Applications von Varzaghani, Aida, Kasapi, Athos, Loizos, Dimitri N., Song-Hee Paik, Verma, Shwetabh, Zogopoulos, Sotirios, Sidiropoulos, Stefanos

Volltext

A semidigital dual delay-locked loop von Sidiropoulos, S., Horowitz, M.A.

Volltext

A 0.4-4-Gb/s CMOS quad transceiver cell using on-chip regulated dual-loop PLLs von Chang, K.-Y.K., Wei, J., Huang, C., Li, S., Donnelly, K., Horowitz, M., Yingxuan Li, Sidiropoulos, S.

Volltext

A variable-frequency parallel I/O interface with adaptive power-supply regulation von Gu-Yeon Wei, Kim, J., Liu, D., Sidiropoulos, S., Horowitz, M.A.

Volltext

Weighted round-robin cell multiplexing in a general-purpose ATM switch chip von Katevenis, M., Sidiropoulos, S., Courcoubetis, C.

Volltext

A 10.3GS/s 6b flash ADC for 10G Ethernet applications von Verma, S., Kasapi, A., Li-min Lee, Liu, D., Loizos, D., Song-Hee Paik, Varzaghani, A., Zogopoulos, S., Sidiropoulos, S.

Volltext

High-speed electrical signaling: overview and limitations von Horowitz, M., Chih-Kong Ken Yang, Sidiropoulos, S.

Volltext

Adaptable rate transceiver von Sidiropoulos Stefanos

Volltext bestellen

A 700-Mb/s/pin CMOS signaling interface using current integrating receivers von Sidiropoulos, S., Horowitz, M.

Volltext

Timing-modulated side channel von Kasapi Athanasios, Sidiropoulos Stefanos

Volltext bestellen

Methods and apparatus to increase the resolution of a clock synthesis circuit that uses feedback interpolation von SIDIROPOULOS STEFANOS

Volltext bestellen

Differential clock skew detector von Sidiropoulos, Stefanos, Izad, Mehran Mohammadi, Bozorgzadeh, Bardia, Varzaghani, Aida

Volltext bestellen

Apparatus and method for controlling a master/slave system via master device synchronization von SIDIROPOULOS STEFANOS

Volltext bestellen

A semi-digital DLL with unlimited phase shift capability and 0.08-400 MHz operating range von Sidiropoulos, S., Horowitz, M.

Volltext

Systems, circuits and methods for filtering signals to compensate for channel effects von SIDIROPOULOS STEFANOS, CIRIT HALIL

Volltext bestellen

Memory component with pattern register circuitry to provide data patterns for calibration von Sidiropoulos, Stefanos, Perego, Richard E, Ware, Frederick A, Hampel, Craig E, Tsern, Ely K

Volltext bestellen

Apparatus and Method for Controlling a Master/Slave System via Master Device Synchronization von SIDIROPOULOS STEFANOS

Volltext bestellen

Apparatus and method for controlling a master/slave system via master device synchronization von SIDIROPOULOS STEFANOS

Volltext bestellen

Apparatus and method for controlling a master/slave system via master device synchronization von Sidiropoulos, Stefanos

Volltext bestellen

Master device with time domains for slave devices in synchronous memory system von Sidiropoulos, Stefanos

Volltext bestellen