A 32 mW 1.25 GS/s 6b 2b/Step SAR ADC in 0.13 μm CMOS von Cao, Zhiheng, Yan, Shouli, Li, Yunchu

Volltext

A 2.7-mW 2-MHz Continuous-Time \Sigma \Delta Modulator With a Hybrid Active-Passive Loop Filter von Song, Tongyu, Cao, Zhiheng, Yan, Shouli

Volltext

A 32mW 1.25GS/s 6b 2b/step SAR ADC in 0.13μm CMOS von Zhiheng Cao, Shouli Yan, Yunchu Li

Volltext

A Mixed Signal (Analog-Digital) Integrator Design von Bryant, M. D., Shouli Yan, Tsang, R., Fernandez, B., Kumar, K. K.

Volltext

A 14 mW 2.5 MS/s 14 bit \Sigma\Delta Modulator Using Split-Path Pseudo-Differential Amplifiers von Cao, Zhiheng, Song, Tongyu, Yan, Shouli

Volltext

An uncalibrated 2MHz, 6mW, 63.5dB SNDR discrete-time input VCO-based ΔΣ ADC von Hamilton, J., Shouli Yan, Viswanathan, T. R.

Volltext

A Robust and Scalable Constant-[Formula Omitted] Rail-to-Rail CMOS Input Stage With Dynamic Feedback for VLSI Cell Libraries von Song, Tongyu, Hu, Jingyu, Li, Xiaohong, Sanchez-Sinencio, E, Yan, Shouli

Volltext

A Robust and Scalable Constant- gm Rail-to-Rail CMOS Input Stage With Dynamic Feedback for VLSI Cell Libraries von Tongyu Song, Jingyu Hu, Xiaohong Li, Sanchez-Sinencio, E., Shouli Yan

Volltext

A 52mW 10b 210MS/s two-step ADC for digital-IF receivers in 0.13μm CMOS von Zhiheng Cao, Shouli Yan

Volltext

Feedforward reversed nested Miller compensation techniques for three-stage amplifiers von Feng Zhu, Shouli Yan, Jingyu Hu, Sanchez-Sinencio, E.

Volltext

A 2.7mW 2MHz Continuous-Time ΣΔ Modulator with a Hybrid Active-Passive Loop Filter von Tongyu Song, Zhiheng Cao, Shouli Yan

Volltext

A 32 mW 1.25 GS/s 6b 2b/Step SAR ADC in 0.13[Formula Omitted]m CMOS von Cao, Zhiheng, Yan, Shouli, Li, Yunchu

Volltext

A Discrete-Time Input Delta capital sigma ADC Architecture Using a Dual-VCO-Based Integrator von Hamilton, Joseph, Yan, Shouli, Viswanathan, T R

Volltext

A Discrete-Time Input [Formula Omitted] ADC Architecture Using a Dual-VCO-Based Integrator von Hamilton, Joseph, Yan, Shouli, Viswanathan, T. R

Volltext

A Discrete-Time Input \Delta\Sigma ADC Architecture Using a Dual-VCO-Based Integrator von Hamilton, J, Yan, S, Viswanathan, T R

Volltext

A 2.7-mW 2-MHz Continuous-Time [Sigma][Delta] Modulator With a Hybrid Active-Passive Loop Filter von Song, Tongyu, Cao, Zhiheng, Yan, Shouli

Volltext

A 2.7-mW 2-MHz Continuous-Time SA Modulator With a Hybrid Active-Passive Loop Filter von TONGYU SONG, ZHIHENG CAO, SHOULI YAN

Volltext

A 2.7-mW 2-MHz Continuous-Time ILa Modulator With a Hybrid ActiveaPassive Loop Filter von Song, Tongyu, Cao, Zhiheng, Yan, Shouli

Volltext

A 14 mW 2.5 MS/s 14 bit [Sigma][Delta] Modulator Using Split-Path Pseudo-Differential Amplifiers von Cao, Zhiheng, Song, Tongyu, Yan, Shouli

Volltext

A 14 mW 2.5 MS/s 14 bit capital sigma Delta Modulator Using Split-Path Pseudo-Differential Amplifiers von Cao, Zhiheng, Song, Tongyu, Yan, Shouli

Volltext