Emulating biological synaptic characteristics of HfOx/AlN-based 3D vertical resistive memory for neuromorphic systems von Kim, Juri, Lee, Subaek, Seo, Yeongkyo, Kim, Sungjun

Volltext

Area-Efficient SOT-MRAM With a Schottky Diode von Yeongkyo Seo, Kon-Woo Kwon, Roy, Kaushik

Volltext

Stochastic SOT Device Based SNN Architecture for On-Chip Unsupervised STDP Learning von Jang, Yunho, Kang, Gyuseong, Kim, Taehwan, Seo, Yeongkyo, Lee, Kyung-Jin, Park, Byong-Guk, Park, Jongsun

Volltext

Domain Wall Coupling-Based STT-MRAM for On-Chip Cache Applications von Yeongkyo Seo, Xuanyao Fong, Roy, Kaushik

Volltext

Fast and Disturb-Free Nonvolatile Flip-Flop Using Complementary Polarizer MTJ von Yeongkyo Seo, Xuanyao Fong, Roy, Kaushik

Volltext

Energy-Efficient Hybrid Spin-CMOS Logic Design based on Cascadable Spin-Torque Majority Gate von Cho, Kyungseon, Seo, Yeongkyo

Volltext

High Performance and Energy-Efficient On-Chip Cache Using Dual Port (1R/1W) Spin-Orbit Torque MRAM von Yeongkyo Seo, Kon-Woo Kwon, Xuanyao Fong, Roy, Kaushik

Volltext

High-Density SOT-MRAM Based on Shared Bitline Structure von Seo, Yeongkyo, Roy, Kaushik

Volltext

Layout-Aware Area Optimization of Transposable STT-MRAM for a Processing-In-Memory System von Choi, Sureum, Han, Daejin, Choi, Chanyeong, Seo, Yeongkyo

Volltext

Complementary Polarizer SOT-MRAM for Low-Power and Robust On-Chip Memory Applications von Kim, Hyerim, Kwon, Kon-Woo, Seo, Yeongkyo

Volltext

METHOD FOR LAYOUT AWARE OPTIMIZATION FOR 10T NOR-TYPE CAM CELL von Seo, Yeongkyo

Volltext bestellen

Spin-Hall Magnetic Random-Access Memory With Dual Read/Write Ports for On-Chip Caches von Seo, Yeongkyo, Fong, Xuanyao, Kwon, Kon-Woo, Roy, Kaushik

Volltext

TERNARY NEURAL NETWORK ACCELERATOR DEVICE AND METHOD OF OPERATING THE SAME von KWON, Dae Woong, SEO, Yeongkyo

Volltext bestellen

SOT-MRAM High Density SOT-MRAM Circuit Structure von YEONGKYO SEO

Volltext bestellen

FPGA CNN CNN Accelerator Design by using FPGA von YEONGKYO SEO, KIM JONGHYUK

Volltext bestellen

CMOS Circuit Measurement and Performance Optimization Framework for Full-Custom CMOS Circuit Design von YEONGKYO SEO, BONG HAYUN

Volltext bestellen

Method and System for Memory Cell Verification Automation System Using Python von YEONGKYO SEO, KIM DONG GEON

Volltext bestellen

High-Speed Parallel Multiplier Hardware and Operating Method Thereof von YEONGKYO SEO, LEE RAE IN

Volltext bestellen

Memory Efficient Deep Spiking Neural Network von YEONGKYO SEO, LEE YEON JIN, CHOI SUREUM

Volltext bestellen

Efficient and Accurate Binarized Deep Spiking Neural Network von YEONGKYO SEO, LEE YEON JIN, CHOI SUREUM

Volltext bestellen