PICO: automatically designing custom computers von Kathail, V., Aditya, S., Schreiber, R., Ramakrishna Rau, B., Cronquist, D.C., Sivaraman, M.

Volltext

EPIC: Explicitly Parallel Instruction Computing von Schlansker, M.S., Rau, B.R.

Volltext

Iterative modulo scheduling von RAMAKRISHNA RAU, B

Volltext

Embedded computer architecture and automation von Ramakrishna Rau, B., Schlansker, M.S.

Volltext

Constructing and exploiting linear schedules with prescribed parallelism von Darte, Alain, Schreiber, Robert, Rau, B. Ramakrishna, Vivien, Frédéric

Volltext

Instruction-level parallel processing: History, overview, and perspective von Rau, B. Ramakrishna, Fisher, Joseph A.

Volltext

Iterative modulo scheduling: an algorithm for software pipelining loops von Rau, B. Ramakrishna

Volltext

Optimization of machine descriptions for efficient use von GYLLENHAAL, J. C, HWU, W.-M. W, RAMAKRISHNA RAU, B

Volltext

Region-based compilation : Introduction, motivation, and initial experience von HANK, R. E, HWU, W.-M. W, RAMAKRISHNA RAU, B

Volltext

Region-based compilation: an introduction and motivation von Hank, R.E., Hwu, W.W., Rau, B.R.

Volltext

Code size minimization and retargetable assembly for custom EPIC and VLIW instruction formats von Aditya, Shail, Mahlke, Scott A., Rau, B. Ramakrishna

Volltext

Embedded computing : New directions in architecture and automation von RAMAKRISHNA RAU, B, SCHLANSKER, Michael S

Volltext

Pseudo-randomly interleaved memory von Rau, B. Ramakrishna

Volltext

Compiling for EPIC architectures: Special Issue on Microprocessor Architecture and Compiler Technology von KATHAIL, Vinod, SCHLANSKER, Michael S, RAMAKRISHNA RAU, B

Volltext

Automatic Architectural Synthesis of VLIW and EPIC Processors von Aditya, Shail, Rau, B. Ramakrishna, Kathail, Vinod

Volltext

Code generation schema for modulo scheduled loops von Rau, B. Ramakrishna, Schlansker, Michael S., Tirumalai, P. P.

Volltext

The Cydra 5 departmental supercomputer: design philosophies, decisions, and trade-offs von Rau, B.R., Yen, D.W.L., Wei Yen, Towle, R.A.

Volltext

SENTINEL SCHEDULING FOR VLIW AND SUPERSCALAR PROCESSORS von MAHLKE, SA, CHEN, WY, HWU, WMW, RAU, BR, SCHLANSKER, MS

Volltext

Iterative module scheduling: an algorithm for software pipelining loops von Ramakrishna Rau, B.

Volltext

Sentinel scheduling: a model for compiler-controlled speculative execution von Mahlke, Scott A., Chen, William Y., Bringmann, Roger A., Hank, Richard E., Hwu, Wen-Mei W., Rau, B. Ramakrishna, Schlansker, Michael S.

Volltext