ARCHITECTURE FOR ORDERED WRITE OF DATA COLLECTED IN PARALLEL von Kumar, Maurya Prabhat, Raghunathan, SheshaShayee K

Volltext bestellen

RECOMMENDING CHANGES IN THE DESIGN OF AN INTEGRATED CIRCUIT USING A RULES-BASED ANALYSIS OF FAILURES von BHAT, Chaitra M, DAVIS, Morgan D, GATES, Charles, KURTZ, Steven Joseph, CAVITT, Chris, KALAFALA, Kerim, RAGHUNATHAN, SheshaShayee K, DEAN, Debra, TAGGART, Richard William

Volltext bestellen

RECOMMENDING CHANGES IN THE DESIGN OF AN INTEGRATED CIRCUIT USING A RULES-BASED ANALYSIS OF FAILURES von Davis, Morgan D, Raghunathan, SheshaShayee K, Bhat, Chaitra M, Cavitt, Chris, Dean, Debra, Taggart, Richard William, Kurtz, Steven Joseph, Kalafala, Kerim, Gates, Charles

Volltext bestellen

Statistical timing using macro-model considering statistical timing value entry von Sinha Debjit, Hu Jin, Zolotov Vladimir P, Raghunathan SheshaShayee K

Volltext bestellen

STATISTICAL TIMING USING MACRO-MODEL CONSIDERING STATISTICAL TIMING VALUE ENTRY von Sinha Debjit, Hu Jin, Zolotov Vladimir P, Raghunathan SheshaShayee K

Volltext bestellen

Variation-aware timing analysis using waveform construction von Wood Michael H, Sinha Debjit, Zolotov Vladimir, Kalafala Kerim, Raghunathan SheshaShayee K

Volltext bestellen

VARIATION-AWARE TIMING ANALYSIS USING WAVEFORM CONSTRUCTION von Wood Michael H, Sinha Debjit, Zolotov Vladimir, Kalafala Kerim, Raghunathan SheshaShayee K

Volltext bestellen