An analytical model for designing memory hierarchies von Jacob, B.L., Chen, P.M., Silverman, S.R., Mudge, T.N.

Volltext

A semi-Markov model for the performance of multiple-bus systems von Mudge, T. N., Al-Sadoun, H. B.

Volltext

Recognizing Partially Occluded Parts von Turney, Jerry L., Mudge, Trevor N., Volz, Richard A.

Volltext

Multilevel optimization of pipelined caches von Olukotun, K., Mudge, T.N., Brown, R.B.

Volltext

Analysis and design of latch-controlled synchronous digital circuits von Sakallah, K.A., Mudge, T.N., Olukotun, O.A.

Volltext

Multiple Bus Architectures von MUDGE, TREVORN, HAYES, JOHNP, WINSOR, DONALDC

Volltext

Multilevel optimization in the design of a high-performance GaAs microcomputer von Olukotun, O.A., Brown, R.B., Lomax, R.J., Mudge, T.N., Sakallah, K.A.

Volltext

Synchronization of pipelines von Sakallah, K.A., Mudge, T.N., Burks, T.M., Davidson, E.S.

Volltext

Gallium-arsenide process evaluation based on a RISC microprocessor example von Brown, R.B., Upton, M., Chandna, A., Huff, T.R., Mudge, T.N., Oettel, R.E.

Volltext

Semantrix : a semantically guided digital electronic machine / by Trevor Nigel Mudge von Mudge, T. N

Volltext bestellen

Semantrix : a semantically guided digital electronic machine / by Trevor Nigel Mudge : Report (University of Illinois at Urbana-Champaign. Dept. of Computer Science) no. 559 von Mudge, T. N

Volltext bestellen

Translation and execution of distributed Ada programs: Is it still Ada? von Volz, R.A., Mudge, T.N., Buzzard, G.D., Krishnan, P.

Volltext

Hierarchical gate-array routing on a hypercube multiprocessor von Olukotun, O.A., Mudge, T.N.

Volltext

Object-Based Computing and the Ada Programming Language von Buzzard, G D, Mudge, T N

Volltext

Unifying Robot Arm Control von Mudge, Trevor N., Turney, Jerry L.

Volltext

Memory Interference Models with Variable Connection Time von Mudge, Al-Sadoun

Volltext

A Class of Cellular Architectures to Support Physical Design Automation von Rutenbar, R.A., Mudge, T.N., Atkins, D.E.

Volltext

Cache coherence requirements for interprocess rendezvous von CLAPP, R. M, MUDGE, T. N, WINSOR, D. C

Volltext

Critical paths in circuits with level-sensitive latches von Burks, T.M., Sakallah, K.A., Mudge, T.N.

Volltext

Overview of complementary GaAs technology for high-speed VLSI circuits von Brown, R.B., Bernhardt, B., LaMacchia, M., Abrokwah, J., Parakh, P.N., Basso, T.D., Gold, S.M., Stetson, S., Gauthier, C.R., Foster, D., Crawforth, B., McQuire, T., Sakallah, K., Lomax, R.J., Mudge, T.N.

Volltext