An Efficient Hardware Architecture for High Throughput AES Encryptor Using MUX Based Sub Pipelined S-Box von Priya, Sridevi Sathya, Karthigaikumar, Palanivel, Siva Mangai, N. M., Kirti Gaurav Das, P.

Volltext