Rigel: A 1,024-Core Single-Chip Accelerator Architecture von Johnson, D. R., Johnson, M. R., Kelm, J. H., Tuohy, W., Lumetta, S. S., Patel, S. J.

Volltext

Cohesion: An Adaptive Hybrid Memory Model for Accelerators von Kelm, John H, Johnson, Daniel R, Tuohy, William, Lumetta, Steven S, Patel, Sanjay J

Volltext

A Task-Centric Memory Model for Scalable Accelerator Architectures von Kelm, J.H., Johnson, D.R., Lumetta, S.S., Patel, S.J., Frank, M.I.

Volltext

CIGAR: Application Partitioning for a CPU/Coprocessor Architecture von Kelm, John H., Gelado, Isaac, Murphy, Mark J., Navarro, Nacho, Lumetta, Steve, Hwu, Wen-mei

Volltext

Implicitly parallel programming models for thousand-core microprocessors von Hwu, Wen-mei, Ryoo, Shane, Ueng, Sain-Zee, Kelm, John H., Gelado, Isaac, Stone, Sam S., Kidd, Robert E., Baghsorkhi, Sara S., Mahesri, Aqeel A., Tsao, Stephanie C., Navarro, Nacho, Lumetta, Steve S., Frank, Matthew I., Patel, Sanjay J.

Volltext

Remapping techniques for message signaled interrupts von Kelm, John H

Volltext bestellen

A Task-centric Memory Model for Scalable Accelerator Architectures von Kelm, John, Johnson, Daniel, Lumetta, Steven S., Frank, Matthew, Patel, Sanjay

Volltext

Datalogging Circuit Triggered by a Watchdog Timer von Larson, Richard H, Fleckenstein, Charles J, Kelm, John H

Volltext bestellen

Datalogging circuit triggered by a watchdog timer von Larson, Richard H, Fleckenstein, Charles J, Kelm, John H

Volltext bestellen

Universal serial bus time synchronization von Kelm, John H, Kosut, Alexei E, Chen, Yi Chun

Volltext bestellen

Emμcode: Masking hard faults in complex functional units von Weaver, N., Kelm, J.H., Frank, M.I.

Volltext

Universal serial bus time synchronization von Kelm, John H, Kosut, Alexei E, Chen, Yi Chun

Volltext bestellen

Datalogging Circuit Triggered by a Watchdog Timer von Larson, Richard H, Fleckenstein, Charles J, Kelm, John H

Volltext bestellen

Universal Serial Bus Time Synchronization von Kelm, John H, Kosut, Alexei E, Chen, Yi Chun

Volltext bestellen

A Task-Centric Memory Model for Scalable Accelerator Architectures von Kelm, J.H., Johnson, D.R., Lumetta, S.S., Frank, M.I., Patel, S.J.

Volltext

Cache quota control von Cheung, Connie W, Wu, Yueh-Ta, Kanchana, Muditha, Kelm, John H, Klingauf, Wolfgang H, Amjad, Muhammad Umer

Volltext bestellen

Backlight reconstruction and compensation-based throttling von Kerem, Oren, Rajamani, Prabhu, Deng, Liang, Harar, Meir, Kelm, John H, Soffair, Ido Yaacov, Gupta, Rohit K, Menachem, Assaf

Volltext bestellen

DSB Operation with Excluded Region von Levinsky, Gideon N, Tsay, Christopher M, Kanapathipillai, Pradeep, Kelm, John H, Agarwal, Mridul, Vash, James, Gonion, Jeff, Russo, Richard F

Volltext bestellen

POWER MANAGEMENT UNIT WITH DASHBOARD HAVING PUSH MODEL FOR RECEIVING SENSOR DATA von KELM, John H, ZAHIR, Achmed R, SODHI, Inder M

Volltext bestellen

DASHBOARD WITH PUSH MODEL FOR RECEIVING SENSOR DATA von Kelm, John H, Sodhi, Inder M, Zahir, Achmed R

Volltext bestellen