WDM-Enabled Optical RAM at 5 Gb/s Using a Monolithic InP Flip-Flop Chip von Pitris, S., Vagionas, C., Tekin, T., Broeke, R., Kanellos, G. T., Pleros, N.

Volltext

Theoretical analysis and performance investigation of ultrafast all-optical Boolean XOR gate with semiconductor optical amplifier-assisted Sagnac interferometer von Zoiros, K.E., Papadopoulos, G., Houbavlis, T., Kanellos, G.T.

Volltext

40-Gb/s 3R Burst Mode Regenerator Using Four Integrated MZI Switches von Petrantonakis, D., Kanellos, G.T., Zakynthinos, P., Apostolopoulos, D., Pleros, N., Avramopoulos, H.

Volltext

O-band QKD link over a multiple ONT loaded carrier-grade GPON for FTTH applications von Makris, N., Ntanos, A., Papageorgopoulos, A., Stathopoulos, T., Konteli, P., Stathis, A., Giannoulis, G., Tsoni, I., Setaki, F., Zavitsanos, D., Lyberopoulos, G., Avramopoulos, H., Syvridis, D., Kanellos, G. T.

Volltext

Ultra-compact III‒V-on-Si photonic crystal memory for flip-flop operation at 5 Gb/s von Fitsios, D, Alexoudi, T, Bazin, A, Monnier, P, Raj, R, Miliou, A, Kanellos, G T, Pleros, N, Raineri, F

Volltext

10-Gb/s all-optical half-adder with interferometric SOA gates von Tsiokos, D., Kehayas, E., Vyrsokinos, K., Houbavlis, T., Stampoulidis, L., Kanellos, G.T., Pleros, N., Guekos, G., Avramopoulos, H.

Volltext

Clock and data recovery circuit for 10-Gb/s asynchronous optical packets von Kanellos, G.T., Stampoulidis, L., Pleros, N., Houbavlis, T., Tsiokos, D., Kehayas, E., Avramopoulos, H., Guekos, G.

Volltext

Optical power limiter using a saturated SOA-based interferometric switch von Pleros, N., Kanellos, G.T., Bintjas, C., Hatziefremidis, A., Avramopoulos, H.

Volltext

High-gain 1.3  μm GaInNAs semiconductor optical amplifier with enhanced temperature stability for all-optical signal processing at 10  Gb/s von Fitsios, D, Giannoulis, G, Korpijärvi, V-M, Viheriälä, J, Laakso, A, Iliadis, N, Dris, S, Spyropoulou, M, Avramopoulos, H, Kanellos, G T, Pleros, N, Guina, M

Volltext

Column Address Selection in Optical RAMs With Positive and Negative Logic Row Access von Vagionas, C., Markou, S., Dabos, G., Alexoudi, T., Tsiokos, D., Miliou, A., Pleros, N., Kanellos, G. T.

Volltext

Deterministic Timing Jitter Analysis of SOA-Amplified Intensity-Modulated Optical Pulses von Alexoudi, T., Kanellos, G. T., Dris, S., Kalavrouziotis, D., Bakopoulos, P., Miliou, A., Pleros, N.

Volltext

40 Gb/s 2R Burst Mode Receiver with a single integrated SOA-MZI switch von Kanellos, G T, Pleros, N, Petrantonakis, D, Zakynthinos, P, Avramopoulos, H, Maxwell, G, Poustie, A

Volltext

Optical Buffering for Chip Multiprocessors: A 16GHz Optical Cache Memory Architecture von Maniotis, P., Fitsios, D., Kanellos, G. T., Pleros, N.

Volltext

Recipe for intensity modulation reduction in SOA-based interferometric switches von Pleros, N., Bintjas, C., Kanellos, G.T., Vlachos, K., Avramopoulos, H., Guekos, G.

Volltext

Optical Cache Memory Peripheral Circuitry: Row and Column Address Selectors for Optical Static RAM Banks von Alexoudi, T., Papaioannou, S., Kanellos, G. T., Miliou, A., Pleros, N.

Volltext

Packet-format and network-traffic transparent optical signal processing von Kehayas, E., Kanellos, G.T., Stampoulidis, L., Tsiokos, D., Pleros, N., Guekos, G., Avramopoulos, H.

Volltext

Optical RAM and Flip-Flops Using Bit-Input Wavelength Diversity and SOA-XGM Switches von Vagionas, C., Fitsios, D., Kanellos, G. T., Pleros, N., Miliou, A.

Volltext

Bringing WDM Into Optical Static RAM Architectures von Kanellos, G. T., Fitsios, D., Alexoudi, T., Vagionas, C., Miliou, A., Pleros, N.

Volltext

Optical Buffering for Chip Multiprocessors: A 16GHz Optical Cache Memory Architecture : OPTICAL INTERCONNECTS von MANIOTIS, P, FITSIOS, D, KANELLOS, G. T, PLEROS, N

Volltext

Dual-Wavelength Bit Input Optical RAM With Three SOA-XGM Switches von Fitsios, D., Vagionas, C., Kanellos, G. T., Miliou, A., Pleros, N.

Volltext