Statistical Timing for Parametric Yield Prediction of Digital Integrated Circuits von Jess, J.A.G., Kalafala, K., Naidu, S.R., Otten, R.H.J.M., Visweswariah, C.

Volltext

Reordering technique for efficient code motion von dos Santos, Luiz C V, Jess, Jochen A G

Volltext

Execution interval analysis under resource constraints von Timmer, Adwin H., Jess, Jochen A. G.

Volltext

Prophid: a platform-based design method von Leijten, Jeroen A J, Van Meerbergen, Jef L, Timmer, Adwin H, Jess, Jochen A G

Volltext

General gate array routing using a k-terminal net routing algorithm with failure prediction von Huijbregts, E.P., Jess, J.A.G.

Volltext

Conflict modelling and instruction scheduling in code generation for in-house DSP cores von Timmer, Adwin H., Strik, Marino T.J., van Meerbergen, Jef L., Jess, Jochen A.G.

Volltext

Gate sizing in MOS digital circuits with linear programming von Berkelaar, Michel R. C. M., Jess, Jochen A. G.

Volltext

Constraint analysis for DSP code generation von Mesman, Bart, Strik, Marino T. J., Timmer, Adwin H., van Meerbergen, Jef L., Jess, Jochen A. G.

Volltext

The relationship between metastatic potential and in vitro mechanical properties of osteosarcoma cells von Holenstein, Claude N, Horvath, Aron, Schär, Barbara, Schoenenberger, Angelina D, Bollhalder, Maja, Goedecke, Nils, Bartalena, Guido, Otto, Oliver, Herbig, Maik, Guck, Jochen, Müller, Daniel A, Snedeker, Jess G, Silvan, Unai

Volltext

The relationship between metastatic potential and in vitro mechanical properties of osteosarcoma cells von Holenstein, Claude N, Horvath, Aron, Schär, Barbara, Schoenenberger, Angelina D, Bollhalder, Maja, Goedecke, Nils, Bartalena, Guido, Otto, Oliver, Herbig, Maik, Guck, Jochen, Müller, Daniel A, Snedeker, Jess G, Silvan, Unai

Volltext

Computing the entire active area/power consumption versus delay tradeoff curve for gate sizing with a piecewise linear simulator von Berkelaar, M.R.C.M., Buurman, P.H.W., Jess, J.A.G.

Volltext

Constraint analysis for DSP code generation von Mesman, B., Timmer, A.H., Van Meerbergen, J.L., Jess, J.A.G.

Volltext

An efficient CMOS bridging fault simulator: with SPICE accuracy von Di, C., Jess, J.A.G.

Volltext

Routing for reliable manufacturing von Huijbregts, E.P., Hua Xue, Jess, J.A.G.

Volltext