Multiplexer model for RTL satisfiability using MILP von Navarro, H., Montiel-Nelson, J.A., Sosa, J., García, J.C., Fay, D.Q.M.

Volltext

Proceedings of the symposium on computer processing in communications, New York 1969 von Allison, D.C.S., Fay, D.Q.M.

Volltext

Opening address: Hardware and software in system engineering von Fay, D.Q.M

Volltext

A deadlock-free communication kernel for loop architecture von Pramanik, P., Das, P.K., Bandyopadhyay, A.K., Fay, D.Q.M.

Volltext

Proceedings of the symposium on computer processing in communications, New York 1969: ed. J. Fox, Polytechnic Press £ 9.50 von Allison, D.C.S., Fay, D.Q.M.

Volltext

Fault-tolerant and flexible interconnection of multiple processors von Das, P.K., Fay, D.Q.M.

Volltext

Internet and the electronic classroom von Fay, D.Q.M.

Volltext

A communication structure for supporting fault-tolerant and adaptive wormhole routing in a binary n-cube von Pramanik, P., Das, P.K., Bandyopadhyay, A.K., Fay, D.Q.M.

Volltext bestellen

Using the ES2 library and SILOS simulator in the development of a single chip with three processors and analog IO von Montiel, J.A., Armas, V., Fay, D.Q.M., Nunez, A.

Volltext bestellen

Performance studies of multi-transputer architectures with static and dynamic links von Das, P.K, Fay, D.Q.M

Volltext

Dynamically reconfigurable multi-transputer systems von Das, P.K, Fay, D.Q.M

Volltext

Hardware reconfiguration of Transputer networks for distributed object-oriented programming von Fay, D.Q.M, Das, P.K

Volltext

Implementation of the bounded buffer algorithm on 8-bit microcomputers von Fay, D.Q.M.

Volltext

Avoidance of deadlock in loop structures — a two process solution von Pramanik, P., Das, P.K., Bandyopadhyay, A.K., Fay, D.Q.M.

Volltext

An OCCAM circle generator program implemented in VLSI von Montiel, J.A., Armas, V., Fay, D.Q.M.

Volltext

Allocation of precedence-constrained tasks to parallel processors for optimal execution von Das, Rina, Fay, D.Q.M., Das, Pradip K.

Volltext

Character generation experiment for a computer logic design course von Coey, W.A., Fay, D.Q.M.

Volltext

A deadlock-free communication kernel for loop connected message passing computer architecture von Pramanik, P., Das, P.K., Bandyopadhyay, A.K., Fay, D.Q.M.

Volltext