On the design of new low-power CMOS standard ternary logic gates von Doostaregan, A, Moaiyeri, M H, Navi, K, Hashemipour, O

Volltext

Crosstalk analysis of dielectric inserted side contact multilayer graphene nanoribbon interconnects for ternary logic system using unconditionally stable FDTD model von Deepthi, Gurijala, Tatineni, Madhavi

Volltext

HF-QSRAM: Half-Select Free Quaternary SRAM Design with Required Peripheral Circuits for IoT/IoVT Applications von Ghasemian, Arsalan, Abiri, Ebrahim, Hassanli, Kourosh, Darabi, Abdolreza

Volltext

Design of multiple-valued logic gates using gate-diffusion input for image processing applications von Abiri, Ebrahim, Darabi, Abdolreza, Salem, Sanaz

Volltext

CNTFET-based digital arithmetic circuit designs in ternary logic with improved performance von Gireesh, Namineni, Basha, Shaik Javid, Elbarbary, Ahmed

Volltext

Efficient Design of Ternary Reversible T Flip-Flop Using Quantum Dot Cellular Automata von Fattahi, Arash, Sabbaghi-Nadooshan, Reza, Moosazadeh, Tohid, Haghparast, Majid

Volltext

An ultra‐low‐power CNFET‐based improved Schmitt trigger design for VLSI sensor applications von Vidhyadharan, Abhay Sanjay, Vidhyadharan, Sanjay

Volltext

Design and Implementation of CNTFET-Based Reversible Combinational Digital Circuits Using the GDI Technique for Ultra-low Power Applications von Shaveisi, Maryam, Rezaei, Abbas

Volltext

Quaternary full adder cells based on carbon nanotube FETs von Sharifi, Fazel, Moaiyeri, Mohammad Hossein, Navi, Keivan, Bagherzadeh, Nader

Volltext

Voltage mirror circuit by carbon nanotube field effect transistors for mirroring dynamic random access memories in multiple-valued logic and fuzzy logic von Jasemi, Masoomeh, Faghih Mirzaee, Reza, Navi, Keivan, Bagherzadeh, Nader

Volltext

Optimized Adder Cells for Ternary Ripple-Carry Addition von MIRZAEE, Reza FAGHIH, NAVI, Keivan

Volltext

A High-Performance and Energy-Efficient Ternary Multiplier Using CNTFETs von Abbasian, Erfan, Sofimowloodi, Sobhan

Volltext

CNFET-based design of efficient ternary half adder and 1-trit multiplier circuits using dynamic logic von Mahboob Sardroudi, Farzin, Habibi, Mehdi, Moaiyeri, Mohammad Hossein

Volltext

Design an energy efficient pulse triggered ternary flip flops with Pseudo NCFET logic von Yamani, Sudha Vani, RamPrasad, M. V. S., Dinesh, Gundala, Yeshaswila, Eegala Yamini, Teja, Chelluri Ravi, Lokesh, Botta

Volltext