Microwave-to-optical quantum transduction utilizing the topological Faraday effect of topological-insulator heterostructures von Sekine, Akihiko, Ohfuchi, Mari, Doi, Yoshiyasu

Volltext

Uniformity improvement of Josephson-junction resistance by considering sidewall deposition during shadow evaporation for large-scale integration of qubits von Takahashi, Tsuyoshi, Kouma, Norinao, Doi, Yoshiyasu, Sato, Shintaro, Tamate, Shuhei, Nakamura, Yasunobu

Volltext

A CMOS multichannel 10-Gb/s transceiver von Takauchi, H., Tamura, H., Matsubara, S., Kibune, M., Doi, Y., Chiba, T., Anbutsu, H., Yamaguchi, H., Mori, T., Takatsu, M., Gotoh, K., Sakai, T., Yamamura, T.

Volltext

A 60-GHz Injection-Locked Frequency Divider Using Multi-Order LC Oscillator Topology for Wide Locking Range von TAKATSU, Keita, TAMURA, Hirotaka, YAMAMOTO, Takuji, DOI, Yoshiyasu, KANDA, Koichi, SHIBASAKI, Takayuki, KURODA, Tadahiro

Volltext

Surface-activated direct bonding of diamond (100) and c-plane sapphire with high transparency for quantum applications von Miyatake, Tetsuya, Kawaguchi, Kenichi, Ohtomo, Manabu, Iwai, Toshiki, Ishiguro, Tetsuro, Doi, Yoshiyasu, Hermias, Jeffrel, Nur, Salahuddin, Ishihara, Ryoichi, Sato, Shintaro

Volltext

A Zero-IF 60 GHz 65 nm CMOS Transceiver With Direct BPSK Modulation Demonstrating up to 6 Gb/s Data Rates Over a 2 m Wireless Link von Tomkins, A., Aroca, R.A., Yamamoto, T., Nicolson, S.T., Doi, Y., Voinigescu, S.P.

Volltext

A 32 Gb/s Data-Interpolator Receiver With Two-Tap DFE Fabricated With 28-nm CMOS Process von Doi, Yoshiyasu, Shibasaki, Takayuki, Danjo, Takumi, Chaivipas, Win, Hashida, Takusi, Miyaoka, Hiroki, Hoshino, Masanori, Koyanagi, Yoichi, Yamamoto, Takuji, Tsukamoto, Sanroku, Tamura, Hirotaka

Volltext

Microwave-to-Optical Quantum Transduction Utilizing the Topological Faraday Effect of Topological Insulator Heterostructures von Sekine, Akihiko, Ohfuchi, Mari, Doi, Yoshiyasu

Volltext

Ultra-high-speed Interconnect Technology For Processor Communication von Doi, Yoshiyasu, Parikh, Samir, Ogata, Yuki, Koyanagi, Yoichi

Volltext

Toward Modeling of Electronic States of Color Centers in Diamond with 13C spins von Ishiguro, Tetsuro, Miyatake, Tetsuya, Iwai, Toshiki, Kawaguchi, Kenichi, Doi, Yoshiyasu, Sato, Shintaro

Volltext

A 3 Watt 39.8-44.6 Gb/s Dual-Mode SFI5.2 SerDes Chip Set in 65 nm CMOS von Nedovic, N, Kristensson, A, Parikh, S, Reddy, S, McLeod, S, Tzartzanis, N, Kanda, K, Yamamoto, T, Matsubara, S, Kibune, M, Doi, Y, Ide, S, Tsunoda, Y, Yamabana, T, Shibasaki, T, Tomita, Y, Hamada, T, Sugawara, M, Ikeuchi, T, Kuwata, N, Tamura, H, Ogawa, J, Walker, W

Volltext

A Zero-IF 60 GHz 65 nm CMOS Transceiver With Direct BPSK Modulation Demonstrating up to 6 Gb/s Data Rates Over a 2 m Wireless Link: SPECIAL ISSUE ON THE 2008 IEEE CUSTOM INTEGRATED... von TOMKINS, Alexander, ANDRES AROCA, Ricardo, YAMAMOTO, Takuji, NICOLSON, Sean T, DOI, Yoshiyasu, VOINIGESCU, Sorin P

Volltext

A Single-40 Gb/s Dual-20 Gb/s Serializer IC With SFI-5.2 Interface in 65 nm CMOS von Kanda, K., Tamura, H., Yamamoto, T., Matsubara, S., Kibune, M., Doi, Y., Shibasaki, T., Tzartzanis, N., Kristensson, A., Parikh, S., Ide, S., Tsunoda, Y., Yamabana, T., Sugawara, M., Kuwata, N., Ikeuchi, T., Ogawa, J., Walker, W.W.

Volltext

Study of Contact Fabrication Process for Thin-film WTe2 Devices von Hosoda, Masayuki, Deacon, Russell S., Yamaguchi, Tomohiro, Okazaki, Shota, Sasagawa, Takao, Taniguchi, Takashi, Watanabe, Kenji, Kawaguchi, Kenichi, Doi, Yoshiyasu, Sato, Shintaro, Ishibashi, Koji

Volltext

Fabrication and Evaluation of the Josephson Junction with Graphene on SrTiO3 von Hosoda, Masayuki, Deacon, Russell S., Inada, Haruki, Taniguchi, Takashi, Watanabe, Kenji, Doi, Yoshiyasu, Sato, Shintaro, Ishibashi, Koji

Volltext

A 5-6.4-Gb/s 12-channel transceiver with pre-emphasis and equalization von Higashi, H., Masaki, S., Kibune, M., Matsubara, S., Chiba, T., Doi, Y., Yamaguchi, H., Takauchi, H., Ishida, H., Gotoh, K., Tamura, H.

Volltext

A 60-GHz Injection-Locked Frequency Divider Using Multi-Order LC Oscillator Topology for Wide Locking Range : Analog CIrcuits and Related SoC Integration Technologies von TAKATSU, Keita, TAMURA, Hirotaka, YAMAMOTO, Takuji, DOI, Yoshiyasu, KANDA, Koichi, SHIBASAKI, Takayuki, KURODA, Tadahiro

Volltext

Bias circuit with a replica circuit for an amplifier circuit and a generation circuit supplying bias voltage to the replica and amplifier circuits and optical receiver von Doi, Yoshiyasu, Sakai, Yasufumi

Volltext bestellen

A 60-GHz 1.65mW 25.9% locking range multi-order LC oscillator based injection locked frequency divider in 65nm CMOS von Takatsu, K, Tamura, H, Yamamoto, T, Doi, Y, Kanda, K, Shibasaki, T, Kuroda, T

Volltext

STORAGE APPARATUS, STORAGE APPARATUS CONTROL METHOD, AND INFORMATION PROCESSING SYSTEM von DOI Yoshiyasu

Volltext bestellen