A novel caching scheme for improving Internet-based mobile ad hoc networks performance von Lim, Sunho, Lee, Wang-Chien, Cao, Guohong, Das, Chita R.

Volltext

Performance and Power-Efficient Design of Dense Non-Volatile Cache in CMPs von Jadidi, Amin, Arjomand, Mohammad, Kandemir, Mahmut T., Das, Chita R.

Volltext

HL-PCM: MLC PCM Main Memory with Accelerated Read von Arjomand, Mohammad, Jadidi, Amin, Kandemir, Mahmut T., Sivasubramaniam, Anand, Das, Chita R.

Volltext

Cooperative Caching in Wireless P2P Networks: Design, Implementation, and Evaluation von Jing Zhao, Ping Zhang, Guohong Cao, Das, C.R.

Volltext

ViChaR: A Dynamic Virtual Channel Regulator for Network-on-Chip Routers von Nicopoulos, Chrysostomos A., Park, Dongkook, Kim, Jongman, Vijaykrishnan, N., Yousif, Mazin S., Das, Chita R.

Volltext

Cache invalidation strategies for Internet-based vehicular ad hoc networks von Lim, Sunho, Yu, Chansu, Das, Chita R.

Volltext

Stochastic Modeling and Optimization of Stragglers von Farhat, Farshid, Zad Tootaghaj, Diman, He, Yuxiong, Sivasubramaniam, Anand, Kandemir, Mahmut, Das, Chita R.

Volltext

A novel dimensionally-decomposed router for on-chip communication in 3D architectures von Kim, Jongman, Nicopoulos, Chrysostomos, Park, Dongkook, Das, Reetuparna, Xie, Yuan, Narayanan, Vijaykrishnan, Yousif, Mazin S, Das, Chita R

Volltext

Cooperative cache-based data access in ad hoc networks von Guohong Cao, Liangzhong Yin, Das, C.R.

Volltext

A low latency router supporting adaptivity for on-chip interconnects von Kim, Jongman, Park, Dongkook, Theocharides, T., Vijaykrishnan, N., Das, Chita R.

Volltext

A Superscalar software architecture model for Multi-Core Processors (MCPs) von Choi, Gyu Sang, Das, Chita R.

Volltext

A case for dynamic frequency tuning in on-chip networks von Mishra, Asit K., Das, Reetuparna, Eachempati, Soumya, Iyer, Ravi, Vijaykrishnan, N., Das, Chita R.

Volltext

Aérgia: A Network-on-Chip Exploiting Packet Latency Slack von Das, R, Mutlu, O, Moscibroda, T, Das, C

Volltext

On the Effects of Process Variation in Network-on-Chip Architectures von Nicopoulos, C, Srinivasan, S, Yanamandra, A, Dongkook Park, Narayanan, V, Das, C R, Irwin, M J

Volltext

Performance and power optimization through data compression in Network-on-Chip architectures von Das, R., Mishra, A.K., Nicopoulos, C., Dongkook Park, Narayanan, V., Iyer, R., Yousif, M.S., Das, C.R.

Volltext

RAFT: A router architecture with frequency tuning for on-chip networks von Mishra, Asit K., Yanamandra, Aditya, Das, Reetuparna, Eachempati, Soumya, Iyer, Ravi, Vijaykrishnan, N., Das, Chita R.

Volltext

Technique for Estimating the Number of Active Flows in High‐Speed Networks von Yi, Sungwon, Deng, Xidong, Kesidis, George, Das, Chita R.

Volltext

Cross-layered resource allocation in UWB noise-OFDM-based ad hoc surveillance networks von Surender, Shrawan Chittoor, Narayanan, Ram M, Das, Chita R

Volltext

Guest Editorial: SBAC-PAD 2013 von Araujo, Guido, Gaudiot, Jean-Luc, Parashar, Manish, Chiou, Derek, Amaral, José Nelson, Das, Chita R.

Volltext

Cache invalidation strategies for internet-based mobile ad hoc networks von Lim, Sunho, Lee, Wang-Chien, Cao, Guohong, Das, Chita R.

Volltext