Extraction of logical networks during decompiling transistor-level CMOS circuit descriptions von Cheremisinov, D. I., Cheremisinova, L. D.

Volltext

Simulation of discrete control systems with parallelism of behavior von Cheremisinov, D. I., Cheremisinova, L. D.

Volltext

Canonization of graphs during transistor circuits decompilation von Cheremisinov, D. I., Cheremisinova, L. D.

Volltext

Subcircuit Pattern Recognition in Transistor Level Circuits von Cheremisinov, D., Cheremisinova, L.

Volltext

Logical gates recognition in a flat transistor circuit von Cheremisinov, D. I., Cheremisinova, L. D.

Volltext

Model Based Testing of Concurrent Systems Based on Reachability Graph Reduction von Cheremisinov, D., Cheremisinova, L.

Volltext

Extracting a Logic Gate Network from a Transistor-Level CMOS Circuit von Cheremisinov, D. I., Cheremisinova, L. D.

Volltext

A System for Logical Design of Custom CMOS VLSI Functional Blocks with Reduced Power Consumption von Bibilo, P. N., Avdeev, N. A., Kardash, S. N., Kirienko, N. A., Lankevich, Yu. Yu, Loginova, I. P., Romanov, V. I., Cheremisinov, D. I., Cheremisinova, L. D.

Volltext

Theoretical justification of the main parameters of the coulter group of the sod seeder for strip sowing von Sysuev, V. A., Demshin, S. L., Cheremisinov, D. A., Doronin, M. S.

Volltext

Results of the research of the basic model of multifunctional tillage unit von Demshin, S. L., Cheremisinov, D. A., Ostal’tsev, V. P., Ilyichev, V. V.

Volltext

Determination of parameters of the opener group in the development of unit for pre-sowing soil cultivation and sowing von Cheremisinov, D A, Dyomshin, S L

Volltext

Justification of constructive technological scheme of multifunctional unit von Andreev, V L, Vasilyev, S A, Demshin, S L, Ilichev, V V, Cheremisinov, D A

Volltext

Universal implement for the basic soil cultivation with replaceable working bodies for tractors of a thrust class 3,0 von Dyomshin, S.L., Cheremisinov, D.A., Ostal'tsev, V.P.

Volltext

Perfecting of a construction of the unit for pre-sowing soil cultivation and sowing APPN-2,1 von Dyomshin, S L, Cheremisinov, D A, Vladimirov, E A

Volltext

Protecting intellectual property in FPGA Xilinx design von Cheremisinov, D. I.

Volltext

Programming of agents in the PRALU language von Cheremisinov, D. I., Cheremisinova, L. D.

Volltext

Synthesis of computer programs that implement finite automata von Cheremisinov, D. I.

Volltext

Graph methods for recognition of CMOS gates in transistor-level circuits von Cheremisinov, D.I., Cheremisinova, L. D.

Volltext

Improvement quality of strip sowing of grasses’ seeds into a sod von V. A. Sysuev, S. L. Dyomshin, D. A. Cheremisinov, M. S. Doronin

Volltext

Custom Logic: A Toolkit for the Design of VLSI Custom Control MOS Logic von Bibilo, P. N., Vasil'kova, I. V., Kardash, S. N., Kirienko, N. A., Loginova, I. P., Novikov, Ya. A., Romanov, V. I., Toropov, N. R., Cheremisinov, D. I., Cheremisinova, L. D.

Volltext