A CMOS finite impulse response filter with a crossover traveling wave topology for equalization up to 30 Gb/s von Sewter, J., Carusone, A.C.

Volltext

Two-tap travelling-wave infinite impulse response filter with 12 dB peaking at 24 GHz von NG, G, MUSA, F. A, CARUSONE, A. C

Volltext

A 1-1-1-1 MASH Delta-Sigma Modulator With Dynamic Comparator-Based OTAs von Yamamoto, K., Carusone, A. C.

Volltext

A Baud-Rate Timing Recovery Scheme With a Dual-Function Analog Filter von Musa, F.A., Carusone, A.C.

Volltext

Introducing Jump-Start Tutorials von Carusone, Anthony Chan, Moon, Un-Ku

Volltext

CMOS Oscillators for Clock Distribution and Injection-Locked Deskew von Hossain, M., Carusone, A.C.

Volltext

A 35-GS/s, 4-Bit Flash ADC With Active Data and Clock Distribution Trees von Shahramian, S., Voinigescu, S.P., Carusone, A.C.

Volltext

CMOS Technology Scaling Considerations for Multi-Gbps Optical Receivers With Integrated Photodetectors von Carusone, A. C., Yasotharan, H., Kao, T.

Volltext

A 5-Gbit/s CMOS Optical Receiver With Integrated Spatially Modulated Light Detector and Equalization von Kao, T S-C, Musa, F A, Carusone, A C

Volltext

A Delta-Sigma Modulator With a Widely Programmable Center Frequency and 82-dB Peak SNDR von Yamamoto, K., Carusone, A.C., Dawson, F.P.

Volltext

Block-Interlaced LDPC Decoders With Reduced Interconnect Complexity von Darabiha, A., Carusone, A.C., Kschischang, F.R.

Volltext

A 32/16-Gb/s Dual-Mode Pulsewidth Modulation Pre-Emphasis (PWM-PE) Transmitter With 30-dB Loss Compensation Using a High-Speed CML Design Methodology von Carusone, A.C., Cheng, H., Musa, F.A.

Volltext

Modeling and Design of Multilevel Bang-Bang CDRs in the Presence of ISI and Noise von Musa, F.A., Carusone, A.C.

Volltext

A Time-Interleaved DeltaSigma-DAC Architecture Clocked at the Nyquist Rate von Pham, J, Carusone, A C

Volltext

A Time-Interleaved [Formula Omitted]-DAC Architecture Clocked at the Nyquist Rate von Pham, J, Carusone, A.C

Volltext

An Equalizer Adaptation Algorithm to Reduce Jitter in Binary Receivers von Carusone, A.C.

Volltext

A 3-Tap FIR Filter With Cascaded Distributed Tap Amplifiers for Equalization Up to 40 Gb/s in 0.18- m CMOS von Sewter, J, Carusone, A.C

Volltext

A digital phase-locked loop with calibrated coarse and stochastic fine TDC von Samarah, A., Carusone, A. C.

Volltext

Two-tap travelling-wave infinite impulse response filter with 12 dB peaking at 24 GHz von Ng, G, Musa, F A, Carusone, A C

Volltext

A 1-1-1-1 MASH delta-sigma modulator using dynamic comparator-based OTAs von Yamamoto, K., Carusone, A. C.

Volltext