The flash memory read path: building blocks and critical aspects von Micheloni, R., Crippa, L., Sangalli, M., Campardo, G.

Volltext

A Modified IBIS Model Aimed at Signal Integrity Analysis of Systems in Package von Pulici, P., Girardi, A., Vanalli, G.P., Izzi, R., Bernardi, G., Ripamonti, G., Strollo, A., Campardo, G.

Volltext

A Reduced Output Ringing CMOS Buffer von Bartolini, M., Pulici, P., Stoppino, P.P., Campardo, G., Vanalli, G.P.

Volltext

Special issue on flash memory technology von Campardo, G., Micheloni, R.

Volltext

An overview of flash architectural developments von Campardo, G., Scotti, M., Scommegna, S., Pollara, S., Silvagni, A.

Volltext

1V NOR Flash memory employing inductor merged within package von PULICI, P, CAMPARDO, G, VANALLI, G. P, STOPPINO, P. P, LESSIO, T, VIGILANTE, A, LOSAVIO, A, RIPAMONTI, G

Volltext

1.2V NOR Flash memory in system-in-package von PULICI, P, LESSIO, T, VIGILANTE, A, VANALLI, G. P, STOPPINO, P. P, RIPAMONTI, G, LOSAVIO, A, CAMPARDO, G

Volltext

Architecture of non volatile memory with multi-bit cells von Campardo, G, Micheloni, R

Volltext

SoC and SiP, the Yin and Yang of the Tao for the New Electronic Era von Maurelli, Alfonso, Belot, Didier, Campardo, Giovanni

Volltext

3-D Integration Technologies [Scanning the Issue] von Campardo, Giovanni, Ripamonti, Giancarlo, Micheloni, Rino

Volltext

Signal Integrity Flow for System-in-Package and Package-on-Package Devices von Pulici, Paolo, Vanalli, Gian Pietro, Dellutri, Michele A., Guarnaccia, Domenico, Lo Iacono, Filippo, Campardo, Giovanni, Ripamonti, Giancarlo

Volltext

40-mm/sup 2/ 3-V-only 50-MHz 64-Mb 2-b/cell CHE NOR flash memory von Campardo, G., Micheloni, R., Commodaro, S., Yero, E., Zammattio, M., Mognoni, S., Sacco, A., Picca, M., Manstretta, A., Scotti, M., Motta, I., Golla, C., Pierin, A., Bez, R., Grossi, A., Modelli, A., Visconti, A., Khouri, O., Torelli, G.

Volltext

1V NOR Flash memory employing inductor merged within package von Pulici, P, Campardo, G, Vanalli, G P, Stoppino, P P, Lessio, T, Vigilante, A, Losavio, A, Ripamonti, G

Volltext

Hierarchical sector biasing organization for flash memories von Micheloni, R., Zammattio, M., Campardo, G., Khouri, O., Torelli, G.

Volltext

1.2 V NOR Flash memory in system-in-package von Pulici, P, Lessio, T, Vigilante, A, Vanalli, G P, Stoppino, P P, Ripamonti, G, Losavio, A, Campardo, G

Volltext

1.2 V NOR Flash memory in system-in-package von Pulici, P., Lessio, T., Vigilante, A., Vanalli, G.P., Stoppino, P.P., Ripamonti, G., Losavio, A., Campardo, G.

Volltext

40-mm(2) 3-V-only 50-MHz 64-Mb 2-b/cell CHE NOR flash memory von Campardo, G, Micheloni, R, Commodaro, S, Yero, E, Zammattio, M, Mognoni, S, Sacco, A, Picca, M, Manstretta, A, Scotti, M, Motta, I, Golla, C, Pierin, A, Bez, R, Grossi, A, Modelli, A, Visconti, A, Khouri, O, Torelli, G

Volltext

Program and verify word-line voltage regulator for multilevel Flash memories von Khouri, O, Micheloni, R, Campardo, G, Torelli, G

Volltext

Program word-line voltage generator for multilevel flash memories von Khouri, O., Micheloni, R., Sacco, A., Campardo, G., Torelli, G.

Volltext bestellen

40-mm2 3-V-only 50-MHz 64-Mb 2-b/cell CHE NOR flash memory von Campardo, G, Micheloni, R, Commodaro, S, Yero, E, Zammattio, M, Mognoni, S, Sacco, A, Picca, M, Manstretta, A, Scotti, M, Motta, I, Golla, C, Pierin, A, Bez, R, Grossi, A, Modelli, A, Visconti, A, Khouri, O, Torelli, G

Volltext