Design of tapered buffers with local interconnect capacitance von Cherkauer, B.S., Friedman, E.G.

Volltext

A unified design methodology for CMOS tapered buffers von Cherkauer, B.S., Friedman, E.G.

Volltext

A hybrid radix-4/radix-8 low power signed multiplier architecture von CHERKAUER, B. S, FRIEDMAN, E. G

Volltext

Channel width tapering of serially connected MOSFET's with emphasis on power dissipation von Cherkauer, B.S., Friedman, E.G.

Volltext

A hybrid radix-4/radix-8 low power, high speed multiplier architecture for wide bit widths von Cherkauer, B.S., Friedman, E.G.

Volltext bestellen

A design methodology for low power, reduced area, reliable CMOS buffers von Cherkauer, B.S., Friedman, E.G.

Volltext bestellen

Design of tapered serial chains for reduced delay and power dissipation von Cherkauer, B.S., Friedman, E.G.

Volltext bestellen

Unification of speed, power, area, and reliability in CMOS tapered buffer design von Cherkauer, B.S., Friedman, E.G.

Volltext bestellen

A 65 nm 2-Billion Transistor Quad-Core Itanium Processor von Stackhouse, B., Bhimji, S., Bostak, C., Bradley, D., Cherkauer, B., Desai, J., Francom, E., Gowan, M., Gronowski, P., Krueger, D., Morganti, C., Troyer, S.

Volltext

An Efficient Pipeline for Crop Image Extraction and Vegetation Index Derivation Using Unmanned Aerial Systems von Lyu, Beichen, Smith, Stuart D., Xue, Yexiang, Rainey, Katy M., Cherkauer, Keith

Volltext

A 65-nm dual-core multithreaded Xeon® processor with 16-MB L3 cache von RUSU, Stefan, TAM, Simon, RAHUL DILIP LIMAYE, VORA, Sujal, MULJONO, Harry, AYERS, David, CHANG, Jonathan, CHERKAUER, Brian, STINSON, Jason, BENOIT, John, VARADA, Raj, LEUNG, Justin

Volltext

Forming the Future of Agrohydrology von Smidt, S. J., Haacker, E. M. K., Bai, X., Cherkauer, K., Choat, B., Crompton, O., Deines, J. M., Groh, J., Guzmán, S. M., Hartman, S., Kendall, A. D., Safeeq, M., Kustas, W., McGill, B. M., Nocco, M. A., Pensky, J., Rapp, J., Schreiner‐Mcgraw, A., Sprenger, M., Wan, L., Weldegebriel, L., Zipper, S., Zoccatelli, D.

Volltext

Itanium 2 processor 6M: higher frequency and larger L3 cache von Rusu, S., Muljono, H., Cherkauer, B.

Volltext

Influence of SST biases on future climate change projections von Ashfaq, Moetasim, Skinner, Chris B, Cherkauer, Keith

Volltext

A 1.5-GHz 130-nm Itanium 2 processor with 6-MB on-die L3 cache von Rusu, S., Stinson, J., Tam, S., Leung, J., Muljono, H., Cherkauer, B.

Volltext

A 65-nm Dual-Core Multithreaded Xeon registered Processor With 16-MB L3 Cache von Rusu, S, Tam, S, Muljono, H, Ayers, D, Chang, J, Cherkauer, B, Stinson, J, Benoit, J, Varada, R, Leung, J, Limaye, R D, Vora, S

Volltext

A 65-nm Dual-Core Multithreaded Xeon®Processor With 16-MB L3 Cache von Rusu, S., Tam, S., Muljono, H., Ayers, D., Chang, J., Cherkauer, B., Stinson, J., Benoit, J., Varada, R., Leung, J., Limaye, R.D., Vora, S.

Volltext

A 1.5-GHz 130-nm Itanium/sup /spl reg// 2 Processor with 6-MB on-die L3 cache von Rusu, S., Stinson, J., Tam, S., Leung, J., Muljono, H., Cherkauer, B.

Volltext

A 1.5-GHz 130-nm Itanium//reg// 2 Processor with 6-MB on-die L3 cache von Rusu, S, Stinson, J, Tam, S, Leung, J, Muljono, H, Cherkauer, B

Volltext

A 1.5-GHz 130-nm Itanium super( registered ) 2 Processor with 6-MB on-die L3 cache von Rusu, S, Stinson, J, Tam, S, Leung, J, Muljono, H, Cherkauer, B

Volltext